Abstract-Single-mode wavelength-division multiplexing (WDM) optical links are an attractive technology to meet the growing interconnect bandwidth demand in data center applications. This paper presents a multi-channel hybridintegrated photonic receiver based on microring drop filters and waveguide photodetectors implemented in a 130 nm SOI process and high-speed optical front-ends designed in 65 nm CMOS. The source-synchronous receiver utilizes an LC injection-locked oscillator (ILO) in the clock path for improved jitter filtering, while maintaining correlated jitter tracking with the data channels. Receiver sensitivity is improved with a large input-stage feedback resistor transimpedance amplifier (TIA) cascaded with an adaptively-tuned continuous-time linear equalizer (CTLE). In order to stabilize the microring drop filter resonance wavelength, a peak-detector-based thermal tuning loop is implemented with a 0.7 nm range at 43 µW/GHz efficiency. When tested with a waveguide photodetector with 0.45 A/W responsivity, the receiver achieves -8.0 dBm OMA sensitivity at a BER = 10 −12 with a jitter tolerance corner frequency near 20 MHz and a per-channel power consumption of 17 mW including amortized clocking power.
ing and transmission demands from cloud computing, video streaming, and Internet of Things (IoT) applications. Given that the scale of these mega data centers translates into interconnect distances that can exceed 1 km, efficient interconnect architectures are necessary to support per-channel data rates in excess of 20 Gb/s. While multimode verticalcavity surface-emitting laser (VCSEL)-based links have been the dominant optical interconnect technology for data centers [1] [2] [3] , modal dispersion limits performance as distances and data rates climb. This motivates single-mode wavelength-division multiplexing (WDM) solutions that allow for increases in both transmission distances and bandwidth density [4] .
Silicon photonics is an attractive technology for this due to the ability to integrate many photonic circuits on a single die and also leverage the manufacturing infrastructure of CMOS technologies [5] . Optical interconnect components have been realized in monolithic platforms which include both silicon photonic devices and CMOS circuitry [6] [7] [8] and with hybrid integration approaches where the silicon photonic die is connected to the CMOS driver or receiver chip via flip-chip bonding [9] [10] [11] or short wire bonds [12] , [13] . While monolithic integration allows for reduced interconnect parasitics and simplified packaging and testing, the optical elements can consume significant active layer area and the performance of the optical devices is potentially limited by the CMOS device processing. In contrast, implementing optical interconnects with a hybrid integration approach allows for independent optimization of the photonic device performance and decouples the cost of the electronic and photonic process development.
As shown in the hybrid-integrated optical link of Fig. 1 , silicon photonic microring resonator devices have the potential to enable low-area and energy efficient WDM optical interconnects. Due to their high-Q response, transmit-side ring modulators can independently modulate specific wavelengths on a common bus waveguide and receive-side ring drop filters can realize compact wavelength de-multiplexing by routing a desired wavelength to a specific receiver channel [6] , [7] , [9] [10] [11] [12] . This inherent WDM functionality offered by the silicon photonic microring resonator modulators and drop filters offers significant photonic integrated circuit area savings, as it obviates the requirement of high-area arrayed waveguide grating multiplexers [5] , [14] . Further improvements in area and data rate are possible with the ability to integrate low-capacitance waveguide photodetectors (PDs) with lengths near 10 μm directly at the end of the drop waveguides for optical-electrical conversion [6] , [11] , [15] .
Optical receiver performance is critical because it sets the maximum link budget and the required laser power, and there are several challenges which must be addressed in a multi-channel microring WDM system. One is an efficient transceiver clocking architecture. While CMOS optical frontends have been previously developed that support data rates in excess of 20 Gb/s, these designs often do not offer the retiming and deserialization functions required to form a complete link [6] , [10] , [11] , [16] . Another challenge is achieving the required sensitivity in the presence of hybrid-integration interconnect parasitic variations. Finally, wavelength stabilization control is necessary to compensate for the fabrication tolerances and thermal sensitivity of microring drop filters.
This paper presents a multi-channel 25 Gb/s silicon photonic microring-based receiver operating in the 1310 nm wavelength range which addresses these challenges [15] , [17] . The receiver achieves low-complexity clocking with a source-synchronous architecture with LC injection-locked oscillator (ILO) jitter filtering. Sensitivity is improved with a large input-stage feedback resistor transimpedance amplifier (TIA) cascaded with an adaptively-tuned continuous-time linear equalizer (CTLE) that accounts for variations in interconnect parasitics. In order to stabilize the microring drop filter resonance wavelength, a peak-detector-based thermal tuning loop is implemented which has minimal impact on receiver sensitivity. Details of the silicon photonic microring drop filters and waveguide photodetectors are provided in Section II. Section III discusses key circuit design details of the multi-channel optical receiver. Experimental results of the optical receiver prototype, with the high-speed optical front-ends fabricated in the TSMC general purpose (GP) 65 nm CMOS technology and the microring drop filters and waveguide photodetectors implemented in the CEA-LETI 130 nm SOI process, are presented in Section IV. Finally, Section V concludes the paper.
II. SILICON PHOTONIC DEVICES
The key silicon photonic devices in a microring-based WDM receiver are the drop filter which selects a specific wavelength from the common bus waveguide and the waveguide photodetector which performs optical-electrical conversion. This section provides key details on these silicon photonic devices [15] , [17] , [18] . Fig. 2(a) shows a microring resonator device which consists of a bottom "through" waveguide that couples a portion of the incoming light into the ring waveguide which then couples light into the top "drop" waveguide. The majority of the light is coupled out of the through waveguide and into the drop waveguide at the device's resonance wavelength. As shown in Fig. 2(b) , this results in a high-Q notch and bandpass response at the through-and drop-ports, respectively. The 5 μm radius microring drop filters used in this work have greater than 10,000 quality factor, drop-port loss less than 1.6 dB, and are designed for 160 GHz channel spacing in the WDM system. In order to compensate for fabrication tolerances and the thermal sensitivity of the resonant wavelength, thermal tuning is implemented with a polysilicon resistor placed near the microring drop filter.
A. Microring Drop Filter

B. Waveguide Photodetector
The waveguide photodetector shown in Fig. 3 is realized by forming a Germanium p-i-n junction at the end of the waveguide. The device displays near 10 nA dark current in the absence of light. As the light propagates through the intrinsic region, it is absorbed with a responsivity of 0.45 A/W. This somewhat low responsivity is due to the trade-off between absorption length and device capacitance. The waveguide photodetector is designed to have a low 40 fF capacitance, including the high-speed signal pad, and a 10 contact resistance. This allows the device to achieve 20 GHz and 30 GHz bandwidth at 0 and -1V bias, respectively. Fig. 4 shows a block diagram of the CMOS optical receiver chip, with one forwarded-clock receiver channel providing a synchronous 12.5 GHz differential clock to the four 25 Gb/s data channels for reduced complexity per-channel de-skewing. As the received optical power for the clock signal can be degraded by channel losses, this clock channel includes an LC injection-locked oscillator that filters jitter induced by the clock receiver's input-referred noise. Each data channel operates at quarter-rate, with the differential 12.5 GHz clock divided to produce four 6.25 GHz quadrature clocks which pass through independently-controlled delay lines for de-skewing. The adaptive optical front-end consists of a large input-stage feedback resistor TIA, which improves the inputreferred noise, and a subsequent adaptively-tuned CTLE which allows sufficient overall bandwidth for 25 Gb/s operation. A peak detector monitors the TIA output level to provide information to a tuning finite state machine (FSM) that controls a thermal digital-to-analog converter (DAC) to stabilize each channel's drop filter resonance wavelength independently. 
III. SOURCE-SYNCHRONOUS RECEIVER CIRCUITS
A. LC-ILO-Based Clock Channel, Distribution, and De-Skew
Forwarded-clock systems offer the potential for correlated jitter tracking up to high-frequencies. However, a potential issue in optical interconnect systems is poor signal-to-noise ratio at the clock receiver input due to channel losses. Thus, a balance between jitter filtering, high-frequency jitter tolerance, and power consumption must be struck. Two common approaches to jitter filtering in forwarded-clock systems include utilizing a clean-up PLL [19] or an injection-locked oscillator [12] , [20] , which can be approximated as a simple first-order PLL. A standard second-order clean-up PLL has the advantage of straight-forward bandwidth control via programmable loop filter elements. However, achieving high jitter tracking bandwidth to improve jitter tolerance implies a wide PLL bandwidth, which translates into more power in the high-speed phase detector and filter logic. For example, a recent clean-up PLL for an 8 Gb/s forwarded-clock electrical I/O that was implemented in a 32 nm SOI process consumes 20 mW [19] . Utilizing an injection-locked oscillator offers a low-complexity approach to jitter filtering, while also allowing for bandwidth programmability via adjustment of the injection strength and/or the oscillator's free-running frequency.
While previously an optically-forwarded clock receiver was demonstrated at 8 Gb/s with an injection-locked ring oscillator [12] , at data rates in excess of 20 Gb/s the wideband clock receiver input-referred noise can induce unacceptable output jitter that is not sufficiently filtered with a widebandwidth ring oscillator. This design utilizes a 12.5 GHz LC injection-locked oscillator which allows for improved jitter filtering, while maintaining correlated jitter tracking with the data channels. As shown in Fig. 5 , the forwarded optical clock signal is amplified by an inverter-based TIA front-end and subsequent CML buffer stages before being injected into the LC oscillator. Also at the input to the clock channel is a photodetector emulator current source [12] , which allows emulation of an optical clock with an electrical input signal. The LC-oscillator achieves a free-running frequency tuning range of 11.3-13.3 GHz via varactor control, has 4-bit thermometer-code injection-strength control for bandwidth adjustment, and achieves a 100 MHz simulated peak jitter transfer bandwidth. The impact of the LC-oscillator jitter filtering is shown in the simulation results of Fig. 6 . Assuming a 12.5 GHz -10 dBm input clock, a jitter of 2 ps rms is observed at the wideband optical receiver output (Fig. 6(a) ). This noisy clock is then applied to the ILO, where Fig. 6(b) shows that the output jitter decreases as the jitter tracking is reduced until reaching a minimum near 1 MHz, after which the output jitter rises due to the VCO phase noise. Utilizing both the ILO injection strength and free-running frequency control, this jitter tracking bandwidth can be optimized to trade-off the jitter tolerance corner frequency and high frequency performance. Fig. 6(c) shows that when the ILO bandwidth is set to 40 MHz, the output jitter is reduced to 200 fs rms . Supply-noise induced jitter is also reduced by utilizing a separate oscillator power supply. While not implemented in this prototype, a periodically activated control loop could set VC such that the ILO free-running frequency is equal to the injection clock [21] to reduce output phase errors and provide increased robustness to PVT variations.
There are two reasonable approaches for global clock distribution to the quarter-rate data channels, either employing one global divider at the clock channel output and distributing four quarter-rate clocks globally or distributing a differential half-rate clock and utilizing per-channel dividers to locally generate the four-phase quarter-rate data clocks. While employing a global divider allows for the distribution of lower frequency clocks, both the per-phase skew due to mismatches in the global clock distribution and the correlated de-skew for optimal timing margin must be compensated for at each data channel. Utilizing per-channel injection-locked dividers (ILDs) driven by a differential half-rate clock compensates for both of these issues by providing some reduction in differential skew built up through the distribution network and also the ability to provide independent per-channel correlated de-skew through adjustment of the ILD free-running frequency. Fig. 7 shows the global clock distribution and per-channel de-skew scheme. The LC-ILO differential outputs are AC-coupled to a global clock buffer which produces full CMOS-level signals to capacitively drive a 1.5 mm differential wire. As discussed in [22] , the distributed voltage swing is determined by the ratio of AC-coupling capacitance C S and the clock wire capacitance C W . This ratio is set to distribute 600 mV ppd to every data channel. After distribution, this 12.5 GHz differential clock is super-harmonically injected into the tail current sources of a ring-oscillator-based injection-locked divider (ILD) [23] to generate quadrature CMOS-level clocks for the quarter-rate data quantizers. The ILD delay cells, which are CMOS inverters that are current-starved by the shared NMOS tail current sources, produce near CMOS-level outputs. AC-coupling of pensation to optimize the timing for the quarter-rate data samplers.
B. Data Channel Receiver
Fig . 8 shows the quarter-rate data channel receiver that consists of a three inverter-stage TIA followed by a CTLE, which are both powered by an LDO for improved supply noise rejection, followed by the four main data slicers and an additional eye monitor slicer. Also at the input of each data channel is a photodetector emulator current source which allows emulation of either a 12.5 GHz clock or a 2 7 -1 PRBS input signal. Between the TIA front-end and CTLE, a low-pass filter extracts the TIA common-mode output which both serves as the reference input to the differential CTLE and drives a transconductance amplifier which subtracts the average photocurrent from the input node. This RC filter bandwidth is set to be 170 kHz, which is estimated to support a 2 17 -1 PRBS pattern at 25 Gb/s. Both the main data and eye monitor slicers utilize 6-bit current-mode DACs to correct/adjust their offsets over a 105 mV range with a resolution less than 4 mV. This design leverages a low-noise TIA design technique [16] to break the direct trade-off between sensitivity and bandwidth by utilizing a large input-stage feedback resistor (R F ) in the input TIA and allowing the subsequent CTLE peaking to compensate for the increased input pole. The proposed design also introduces adaptive control to adjust the front-end peaking to accommodate variations in hybrid integration parasitics, with information from the programmable-offset eye monitor slicer utilized to tune the CTLE RC-degeneration.
Two 17 GHz front-end designs are compared to show how the input-referred noise is reduced, with the simulation Fig. 15 . Hybrid integrated silicon photonic receiver prototype. Fig. 9 assuming 0.5 mm bondwire inductors separating 40 fF on the silicon photonic chip side (photodetector and high-speed pad) and 50 fF on the CMOS chip side (high-speed pad, routing, and PD emulators). While a low-R F input stage TIA followed by a simple wideband buffer can achieve 17 GHz, the input-referred noise current spectral density is over 20 pA/ √ Hz. The same overall bandwidth is achieved with a high-R F input stage TIA with 11 GHz bandwidth followed by a CTLE that provides up to 6 dB of peaking over 8 settings. However, now the larger feedback resistor has lower noise which is integrated over a smaller bandwidth, resulting in a reduction in input-referred noise current spectral density to between 10 15 pA/ √ Hz. While there is some midband 1.4 dB peaking in the high-R F input stage TIA due to the discrete CTLE settings, this results in a group delay variation less than 15 ps. Fig. 10 illustrates the implemented two-step equalization adaptation procedure, where information from the additional eye monitor slicer (D2') with a programmable offset is utilized. The adaptation loop attempts to provide equal gain to both high and low frequency signals. In order to achieve this, the first step is to set the CTLE to minimum peaking and adjust the eye monitor offset to find the gain with a 1010... 12.5 GHz calibration input produced with the photodetector emulator ( Fig. 10(a) ). Here the FSM logic is simplified by only considering D2' when the data comparator on the same phase (D2) is high. The FSM utilizes a 10-bit counter clocked at the data rate divided by 256, which at 25 Gb/s is approximately 100 MHz, and the eye monitor offset converges in just over 10 μs. After this, the state machine transitions to step two for peaking optimization with the 25 Gb/s PRBS7 input data ( Fig. 10(b) ). Now two consecutive data bits D1 and D2 are monitored, with again the FSM logic simplified by only acting when D2 is high. If D1 is low, this implies a "01" transition occurs. For this case, the peaking should be increased if D2' is low, as this implies an undershoot during the transition, and decreased if D2' is high, as this implies an overshoot. If D1 is high, this implies two consecutive ones. For this case, the peaking should be decreased if D2' is low, as this implies that the steady-state value is too low, and increased if D2' is high, as this implies too high a steady-state value. Note that the peaking settings are not incremented for each valid observation. Instead, after a certain amount of error statistics are captured, the peaking settings are then incremented by adjusting the digitallycontrolled resistor in the CTLE degeneration network if the positive (Err1) or negative (Err2) signals exceed a nominal threshold of N = 630. This prevents excessive dithering in the equalization convergence process. The CTLE settings are updated at just over a 20 μs period with nominal data statistics, which allows the peaking optimization loop to converge in under 150 μs for the worst-case situation with maximum peaking. Fig. 11 shows how the deterministic jitter and eye height improves from the initial response with minimal CTLE peaking after the adaptive equalization loop converges.
C. Automatic Thermal-Based Wavelength Stabilization
Microring drop filters are susceptible to fabrication tolerances and thermal variations due to their high quality factors, necessitating wavelength stabilization control loops. While efficient average-power-based monitoring loops have been demonstrated for CMOS microring resonator transmitters [12] , [13] , the offset-correction feedback loop in the highspeed TIA prevents this from being a viable approach at the receiver. As shown in Fig. 12 , this design introduces a peak detector at the TIA output to monitor if the drop filter is locked to the input wavelength. The peak detector, consisting of an NMOS source follower and a 100 fF hold capacitor, has its output sampled at 100 MHz. This 100 fF hold capacitor value allows for the peak value to settle sufficiently and be reset quickly during the 10 ns period, while also limiting the peak ripple to within 3 mV. The peak detector output is compared with a 6-bit reference DAC voltage to provide information to the tuning FSM which controls a 12-bit current DAC connected to the 1 k microring drop filter thermal resistor. Utilizing a 2.5 V supply for the current DAC, which is designed with thick-oxide I/O transistors, allows for over 2 V tuning range across the thermal resistor. As discussed in more detail in the experimental results of Section IV, this 2 mA thermal DAC dynamic range provides 0.7 nm wavelength shift, which translates into a stand-alone heater efficiency of 5.7 mW/nm and a 1 LSB shift of 0.17 pm. Given that the ring drop filters have quality factors over 12,000, this LSB value is much smaller than both the 110 pm full-width half-maximum (FWHM) and 20 pm 0.5 dB bandwidth. The microring drop filters have a measured thermal sensitivity near 60 pm/K or 10 GHz/K at the operation wavelength, which is similar to other reported silicon microring devices [7] , [24] . Thus, compensation of up to 11K temperature variation of the microring drop filters is possible with the 0.7 nm tuning range. This range could be extended by increasing the maximum DAC current and reducing the 1 k thermal resistor value in subsequent silicon photonic prototypes. Fig. 13 details the thermal-based wavelength stabilization algorithm for the control loops at each receiver channel.
Before tuning it is assumed that the microring drop filter is not aligned with the laser wavelength, and thus the received optical power at the drop-port is very small (point 1). Similar to the control algorithm presented in [12] , the peak detector output is compared with the reference DAC and the thermal DAC is then incremented to lock onto an initial conservative reference level (point 2). This reference DAC code is then saved as a successful lock point and subsequently adjusted in order to maximize the drop-port power. The control loop iterates to lock onto increasing reference DAC levels until the loop can no longer lock, or has "over-searched" (point 3). When this occurs, the FSM then steps back to the previous locked state (point 4). After this initial lock has been achieved, the loop can then track changes in temperature and input optical wavelength by incrementing the thermal DAC through bang-bang negative feedback to maintain lock to the saved reference point [13] . Note that if the input power drops below the saved reference point, then the reference point will need to be recalibrated. While this feature is not in the current FSM, it could easily be added in subsequent prototypes.
In a WDM system, sequential tuning of the rings would be performed starting from the ring closest to the input coupler. Instead of tuning a specific ring to an assigned wavelength, a ring shuffling technique allows tuning to the nearest available wavelength with minimal tuning power [24] , [25] . After the first ring is tuned and drops this wavelength, the tuning procedure continues down the bus waveguide until all the rings are tuned. While there is the potential for channel disorder with this scheme, this can be resolved at the system level by utilizing specific training patterns on the individual WDM channels and employing a channel mux in digital back-end of the receiver channels [24] .
IV. EXPERIMENTAL RESULTS
The multi-channel optical receiver prototype was fabricated in the TSMC GP 65 nm CMOS process. Total chip area is 2.1 mm 2 ( Fig. 14(a) ), with each optical receiver data channel occupying 0.06 mm 2 and the clock channel occupying 0.35 mm 2 . The silicon photonics IC was fabricated in the CEA-LETI 130 nm SOI process and contains five microring drop filters on one common bus waveguide, with each drop-port terminated with a waveguide PD (Fig. 14(b) ). Fig. 15 shows the hybrid-integration chip-on-board approach utilized for the multi-channel receiver prototype, with the two chips adjacently placed and short wirebonds connecting the waveguide PD outputs to the receiver channel inputs. In order to minimize the bonding on the high-speed edges, the thermal tuning pads are placed on separate dies edges on both the CMOS and silicon photonic chips and bonded directly to the PCB for routing between the chips. Grating couplers on both ends of the common bus waveguide provides both coupling in of the modulated laser signal and the ability to monitor the through-port power. Fig. 16 shows the receiver measurement setup. 25 Gb/s PRBS data from a pattern generator is amplified to drive an MZM to produce the high-speed modulated optical signal which is coupled onto the silicon photonic IC. There a microring filter drops the modulated wavelength for O/E conversion by a waveguide photodetector and the CMOS front-end amplifies and deserializes the data. The pattern generator also generates the 12.5 GHz clock which is input into the receiver's clock channel photodetector emulator in order to provide the sampling clock for the data channels. A Keysight 86100C oscilloscope is used to monitor the receiver outputs and an Anritsu MP1800A signal quality analyzer is used to verify system BER. An optical power meter is also placed at the end of the common bus waveguide to monitor the throughport power. Due to optical testing constraints, only one optical input signal is applied to the receiver during testing. While this prevents characterization of optical crosstalk, on-die electrical crosstalk in the multi-channel receiver is present with all channels always being clocked and the photodetector emulators active on the other channels not receiving the optical signal.
In order to verify the utility of the adaptive equalization loop, receiver performance is verified with two test setups: 1) a discrete p-i-n photodetector with 70 fF capacitance and 0.5 A/W responsivity bonded only to channel 3 and 2) the silicon photonic IC with waveguide PDs with 40 fF capacitance and 0.45 A/W responsivity bonded to the CMOS IC. The receiver BER vs input optical power curves of Fig. 17(a) show that at a 25 Gb/s data rate with PRBS7 inputs, the receiver achieves an OMA sensitivity of −7 dBm and −8.2 dBm for the discrete p-i-n (channel 2) and waveguide PD (channels 3 and 4), respectively, at a BER = 10 −12 . Considering the photodetectors' responsivity, these OMA values convert to minimum modulated currents of 100 μA and 68 μA for the discrete p-i-n and waveguide PD, respectively. Measurements are also performed with PRBS15 and PRBS31 data. A minimal power penalty of only 0.2 dB is observed with the PRBS15 input signal. However, due to the low frequency cut-off in the receiver data path and also some degradation from the external MZM modulator, a 2 dB power penalty is present with the PRBS31 input signal. If a system is required to support longer run-length data patterns, such as PRBS31, the design can be easily modified with a larger time constant loop filter [2] to reduce this power penalty. As shown in the 25 Gb/s BER bathtub curves of Fig. 17(b) , the optical receiver is unable to achieve an acceptable BER when the equalizer is set to its default minimal peaking value. When the adaptive equalizer loop is activated, the optical receiver achieves near 0.2UI timing margin at a BER = 10 −12 for both cases, with the waveguide PD achieving slightly larger timing margin due to its smaller capacitance. Fig. 17(c) shows that the data channel can achieve a BER = 10 −12 for a minimum emulated forwarded-clock input OMA power of -10.3dBm. As with all the reported measurements, this is done with the optical data signal coupled into a data channel while the clock channel utilizes the photodetector emulator. The clock input power is then estimated from the photodetector emulator current setting and waveguide PD responsivity.
The jitter tolerance of the source-synchronous receiver is tested by adding sinusoidal jitter to both the data and forwarded-clock signals. While the LC-ILO-based clock channel filters out high-frequency jitter induced by receiver inputreferred noise, it allows the desired tracking of low-frequency jitter that is correlated with the transmitted data. As shown in Fig. 18 , this allows the receiver to tolerate a large amount of low-frequency jitter. Programmability of the jitter tracking bandwidth via the injection strength and the free-running oscillator frequency provides the flexibility to optimize for a higher jitter tolerance corner frequency or better timing margin. The system has a high frequency jitter tolerance of 0.15UI at 60 MHz ILO settings, while dropping the bandwidth to 20 MHz improves this to 0.2UI.
As the drop-ports of the microring drop filters are terminated by the waveguide photodetectors, the through-port power spectrum is monitored for verification of the wavelength stabilization loop functionality. Fig. 19(a) shows the microring wavelength shift for different thermal DAC current settings, with a 0.7 nm tuning range achieved. As shown in Fig. 19(b) , enabling the wavelength stabilization loop allows for tuning of a microring drop filter to the desired 1336 nm wavelength from its initial 1335.4 nm value. The maximum tuning power is 5.1 mW to cover the full 0.7 nm range, which results in a tuning efficiency of 43 μW/GHz. Table I summarizes the key details of the silicon photonic and CMOS chips and provides a power breakdown. The majority of the data and clock channel circuitry employ a 1 V supply, except for the LC-ILO which utilizes a dedicated 1.2 V supply for improved noise performance. Each 25 Gb/s data channel consumes 13.5 mW. Amortizing the 14 mW clock channel and distribution power over the four data channels results in a receiver power efficiency of 0.68 pJ/b. Table II compares this work with other 25 Gb/s optical receivers [6] , [10] , [16] , [26] , [27] . The hybrid-integration approach and presented design techniques allow the proposed 65 nm design to achieve superior sensitivity and power consumption relative to the 130 nm SOI monolithic-integrated design [6] and the 28 nm CMOS hybrid-integrated design [10] . Relative to [16] , [26] , and [27] , while the relatively low PD responsivity resulted in degraded sensitivity, superior power consumption is achieved while also adding adaptive equalization, data retiming/deserialization, and microring wavelength stabilization functionality.
V. CONCLUSION
This paper has presented a 25 Gb/s hybrid-integrated silicon photonic receiver design with 130 nm SOI microring drop filters and waveguide photodetectors and 65 nm CMOS source-synchronous receiver front-ends. An LC-ILO was implemented in the clock receiver to improve the recovered clock jitter, while in the data channels a large input-stage feedback resistor TIA is cascaded with an adaptively-tuned CTLE to break the direct trade-off between receiver sensitivity and bandwidth. Compensation of microring drop filter fabrication tolerances and temperature variations is achieved with per-channel thermal tuning loops that stabilize the drop filters' resonance wavelength. Overall, the proposed multichannel silicon photonic microring-based receiver architecture has the potential to enable efficient implementation of single-mode WDM systems for data center applications.
